METHOD OF MAKING A VERTICAL COMPOUND SEMICONDUCTOR FIELD EFFECT TRANSISTOR DEVICE

Related Application

5

30

35

[0001] This application is related to co-pending U.S. patent application 10/_______, Attorney Docket No. ONS00501, entitled "VERTICAL COMPOUND SEMICONDUCTOR FIELD EFFECT TRANSISTOR STRUCTURE", by Peyman Hadizad, assigned to the same assignee, Semiconductor Component Industries, LLC, filed concurrently herewith, and which is incorporated by reference for all purposes.

[0002] This application is further related to copending U.S. patent application 10/________, Attorney Docket No. ONS00502, entitled "DC/DC CONVERTER WITH DEPLETION MODE COMPOUND SEMICONDUCTOR FIELD EFFECT TRANSISTOR SWITCHING DEVICE", by Peyman Hadizad, assigned to the same assignee, Semiconductor Components

20 Industries, LLC, filed concurrently herewith, and which

Industries, LLC, filed concurrently herewith, and which is incorporated by reference for all purposes.

Background of the Invention

25

[0003] This invention relates generally to high frequency power semiconductor device processing, and more specifically to methods for making vertical compound semiconductor field effect transistor (FET) devices.

[0004] In the area of computer and peripheral power supply applications, there are several factors driving future performance and demand. Such factors include an increase in output power requirements because of higher microprocessor speeds, smaller system size (i.e., reduced circuit board space), lower cost, improved transient response, and lower output voltage ripple (i.e., lower microprocessor operating voltages). Additionally, advancing microprocessor needs, which include decreasing operating voltage and increasing current requirements,

will require power conversion devices and circuits that enable highly efficient and tightly regulated power.

These devices and circuits must operate at higher frequencies and exhibit enhanced thermal characteristics.

5

10

15

[0005] Most losses in high frequency switching power circuits are determined by the physical properties of semiconductor devices, such as diodes, FETs, and insulated gate bipolar transistors. Although silicon based MOSFET devices are a primary choice for many power conversion applications, they have inherent limitations for high frequency applications due to their physical structure. Such limitations include high reverse recovery charge, high gate charge, gate resistance, and high on resistance, which detrimentally impact power dissipation and thermal response characteristics.

[0006] Unlike silicon, GaAs is a direct bandgap compound semiconductor material with an inherent property of high electron mobility (8500 $\rm cm^2/V\text{-}sec)$, which is greater than 4X that of silicon (1500 $\rm cm^2/V\text{-}sec)$). Also,

- 20 GaAs has a larger bandgap of 1.42 eV compared to 1.1 eV for silicon, which provides, among other things, enhanced performance at elevated temperatures. Additionally, the reverse recovery charge of a GaAs FET device is approximately 100X lower than that of a silicon FET
- 25 device. These properties make it an ideal candidate for high frequency applications as well as applications where thermal response characteristics are important.

[0007] Several vertical compound semiconductor FET devices have been reported. For example, U.S. Patent

30 Nos. 5,231,037 and 5,610,085 by H.T. Yuan et al. and assigned to Texas Instruments, Inc., both show vertical FET devices having a buried p-type gate structure covered by an n-type epitaxial overgrowth layer. One problem with the Yuan devices is that defects can be introduced in the epitaxial overgrowth layer during epitaxial

in the epitaxial overgrowth layer during epitaxial growth, which results in a FET device having high leakage

currents and low blocking gain. Additionally, the '037 and '085 structures are costly to manufacture.

[0008] In U.S. Patent No. 4,262,296 by Shealy et al. and assigned to General Electric Company, a trapezoidal groove Schottky metal gate vertical FET is described. The Shealy design has several problems including high leakage caused by the Schottky gate, which results in low blocking gain. Additionally, a complementary etch profile in the orthogonal crystal directions lowers blocking gain as well.

[0009] In European Patent Application EP0874394, a method for making vertical FET is disclosed. In '394, the gate region is located at the bottom of a single etched trench. One problem with the '394 method is that it places the gate region in poor proximity to the channel, and the gate region has limited extension along the channel. These shortcomings result in a FET device with low blocking gain.

[0010] Accordingly, a need exists for a method of manufacturing vertical FET devices that have improved blocking gain, lower gate capacitance, and lower on resistance. Additionally, it would be beneficial for the method to support high volume manufacturing and to be cost effective.

25

:

5

10

15

20

Brief Description of the Drawings

- [0011] FIGS. 1-9 illustrate, enlarged cross-sectional
 views of a vertical FET device formed according to the
 present invention at various stages of fabrication;
 [0012] FIG. 10 is a partial top plan view of a gate
 contact structure formed according to the present
 invention;
- 35 [0013] FIG. 11 illustrates an enlarged cross-sectional view of the vertical FET device formed according to the present invention at a final stage of fabrication; and

[0014] FIG. 12 illustrates an enlarged cross-sectional view of an edge termination structure formed according to the present invention.

5

30

35

Detailed Description of the Drawings

10 [0015] In general, the present invention pertains to a method for forming a vertical compound semiconductor field effect transistor (FET) device. In a preferred embodiment, a double trench gate region is formed in an upper surface of an n- type conductivity GaAs layer, 15 which defines a channel region. The second trench is formed to provide a tightly spaced gate design. region is then doped by ion implanting a p-type dopant species such as Be⁺ into the lower sidewalls and bottom surface of the second trench. N-type source regions are 20 formed on both sides of the double trench gate region. The opposite surface of the n-type conductivity GaAs layer provides a drain region. The doped gate region extends along the channel region and is separated from the source regions to provide, among other things, an 25 improved gate blocking characteristic. A gate-coupling region is used to connect a plurality of closely spaced doped gate regions.

[0016] The present invention is better understood by referring to FIGS. 1-12 together with the following detailed description. For ease of understanding, like elements or regions are labeled the same throughout the detailed description and FIGURES where appropriate. The method according to the present invention is described using an n-channel vertical FET. As those skilled in the art will appreciate, the method is suitable for p-channel devices as well.

[0017] FIG. 1 illustrates an enlarged cross-sectional view of a vertical field effect transistor (FET) device or structure or compound semiconductor vertical FET

device 11 at an early stage of fabrication. Structure 11 comprises a body of semiconductor material 13, which preferably includes a starting or supporting substrate or wafer 14 having an upper surface 16. An epitaxial or drift layer or layers 17 is formed on upper surface 16. Body of semiconductor material 13 includes an upper surface 19 and a lower or opposing surface 21.

surface 19 and a lower or opposing surface 21.

Preferably, body of semiconductor material 13 comprises a compound semiconductor such as GaAs, InP or the like.

10 Although only a portion of a FET device is shown, structure 11 preferably comprises a plurality of individual vertical FET devices connected in parallel. Each of the plurality of devices includes a gate structure, a source region, and a drain region.

5

- 15 [0018] In a preferred embodiment, substrate 14 comprises n-type GaAs, and layer 17 comprises an n-type GaAs epitaxial layer. The thickness and dopant concentration of layer 17 varies as a function of the desired device characteristics. For example, for a typical FET device suitable for a greater than 5 volt application, layer 17 has a dopant concentration on the order of less than 5×10^{17} atoms/cm³ and a thickness greater than about 0.1 microns. Layer 17 is formed using conventional compound semiconductor epitaxial growth 25 methods. The dopant profile of layer 17 is substantially constant, or the profile is graded depending on desired
- [0019] Next, a masking, passivation, or dielectric layer 23 is formed or deposited on body of semiconductor 30 material 13. Layer 13 provides a means for defining regions for subsequent processing. Preferably, layer 23 comprises a silicon nitride film deposited using plasmaenhanced chemical vapor deposition (PECVD). A thickness on the order of about 0.05 microns to about 0.3 microns is suitable. Layer 23 is then patterned using conventional photolithography and reactive ion etch (RIE) techniques to provide a plurality of openings 24. Preferably, a patterned resist layer (not shown) is left

device characteristics.

on layer 23 until after a dopant incorporation step, which is described next.

5

10

15

20

25

formed through openings 24 in upper surface 19, and are spaced apart from each other. When layer 17 comprises an n-type material, source regions 26 comprise n+ regions and preferably are formed using ion implantation techniques. For example, source regions 26 and doped region 27 are formed using Si⁺ implantation at a dose sufficient to lower contact resistance to subsequently formed contact layers. For example, a Si⁺ dose of about 4.0x10¹³ atoms/cm² with an implant energy on the order of 85 KeV being typical. Alternatively, selenium, tin, or tellurium is used to form source regions 26 and doped region 27. In an alternative embodiment, multiple source implants at different implant doses and implant energies are used.

[0021] Next as shown in FIG. 2, which is an enlarged cross-sectional view of structure 11 at a subsequent step of fabrication, a second masking, passivation, or dielectric layer 29 is formed over exposed surfaces of body of semiconductor material 13 and layer 23. Layer 29 is then patterned using conventional photolithography and reactive ion etching techniques to provide a first trench opening 31 having a width 33. Layer 29 comprises, for example, a silicon nitride layer, which preferably is formed using plasma-enhanced CVD, and has a thickness on the order of 0.05 microns to 0.3 microns.

[0022] First trench or groove 36 is then formed in body of semiconductor material 13 through opening 31 and extending from upper surface 19. Trench 36 preferably is formed using reactive ion etching (RIE) or damage free electron cyclotron resonance (ECR) etching, which provides clean and substantially straight sidewall features. A chlorine-based etch chemistry is preferred. Preferably, first trench 36 is between a pair of source regions 26 ash shown.

[0023] Preferably, trench 36 has a width 33 from about 0.3 microns to about 1.5 microns, and a depth 37 in range from about 0.5 microns to about 5 microns. These dimensions are variable according to specific device requirements. Preferably, a resist layer (not shown) used to pattern layer 29 and form opening 31 is left in place until after trench 36 is formed, and then removed to provide the structure shown in FIG. 2.

5

[0024] FIG. 3 shows structure 11 at a later stage of fabrication after spacers 41 are formed on sidewalls 42 of first trench 36. Spacers 41 preferably comprise a low temperature deposited silicon oxide, and are formed using conventional etch-back spacer formation techniques. Specifically, a spacer layer is deposited over body of semiconductor material 13, and has thickness based on width 33, depth 37, and desired width 44 of opening 46. After the spacer layer is deposited, an etch-back step is used to form spacers 41, which provide opening or self-aligned feature 46.

20 [0025] Next as shown in FIG. 4, a second trench or groove 51 is formed in body of semiconductor material 13 within trench 36. Trench 51 preferably is formed using RIE or ECR etching techniques to provide clean and substantially straight sidewalls or side surfaces 53 and 25 bottom surface 54. Trench 51 extends a distance 57 from upper surface 19, which is determined by desired device characteristics. For example, for a greater than 5 volt vertical FET device, distance 57 is in a range from about 0.5 microns to about 5 microns.

30 [0026] FIG. 5 is an enlarged cross-sectional view of structure 11 after a doped gate region or gate region 59 is formed along at least a portion of sidewalls 53 and bottom surface 54. In the preferred embodiment described herein, gate region 59 comprises a p type dopant, and is formed using ion implantation techniques. Preferably, a dopant species such as beryllium or carbon is used to achieve a p-region depth of about 0.25 microns to about 1.5 microns. To form gate region 59 on sidewalls 53,

structure 11 or the implant beam is angled at approximately up to approximately 45 degrees during implantation. Preferably, gate region 59 extends up or covers substantially all of sidewalls 53.

5 [0027] Alternatively, gate region 59 is formed using angled co-implantation of carbon with either an electrically inactive species or an electrically active species. More specifically, an electrically inactive species such as argon or krypton is co-implanted into sidewalls 53 and bottom surface 54 when body of semiconductor material 13 or layer 17 comprise GaAs. The electrically inactive species causes lattice damage (i.e., vacancies), and thus, allows co-implanted carbon

15 [0028] Alternatively, an electrically active species is co-implanted into sidewalls 53 and bottom surface 54. For example, when body of semiconductor material 13 comprises of GaAs, an electrically active species such as aluminum, gallium or indium is used. These species also 20 induce lattice damage allowing the co-implant to enhance carbon activation.

to diffuse more rapidly in the GaAs lattice structure.

[0029] By using second trench 51, gate region 59 is deeper into channel regions 61 and more separated from source regions 26 thereby improving gate blocking characteristics. Also, by using a doped gate region, the blocking characteristics are further improved compared to conventional Schottky gate designs. Additionally, by using a preferred self-aligned second trench formation step, a plurality of doped gate regions 59 are placed close together thereby improving device performance.

25

30

[0030] FIG. 6 shows structure 11 at a further step of fabrication after passivation layers 23 and 29 have been removed, and a passivation layer 63 has been deposited on body of semiconductor material 13. Preferably,

passivation layer 63 comprises a silicon nitride layer deposited using plasma-enhanced CVD. Passivation layer 63 preferably has a thickness on the order of about 0.05 to about 0.3 microns. Source regions 26 and gate region

```
59 are then simultaneously annealed to active the rock of areas and active the rock of areas and active the rock of areas and active the rock of areas areas and active the rock of acti
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       For example, these regions are
                                     Implanted dopant species. For example, these regions are to 900°C for about 10 to 30 annealed at temperatures up to 900°C for about 10 to 30 annealed at temperatures.
                                                                                                                                                                                                                                                      Next as shown in FIG. 7, a trench fill or
                                                                                      Next as snown in FIG. In a trench till or layer

Next as snown deposited on passivation and commarises a

loosly layer for inver fill layer for neglection fill layer for negl
                      implanted dopant species.
                                                                                                                           63. Trench fill layer of preterably comprises a nitride, to deposited silicon oxide, and has a thickness sufficient to deposited silicon and has a thickness sufficient to a deposited silicon and has a thickness sufficient to deposited silicon and has a thickness sufficient to a deposited silicon and has a thickness sufficient to deposited silicon and has a thickness sufficient to deposited silicon and has a thickness sufficient to deposited silicon oxide.
                                                                                                                                            deposited silicon oxide, and second trench 51.

deposited silicon oxide, and has a thickness sufficient to and has a thickness firench 51.

An etch are spin-on dielectric, 36 and second trench 51.
                                                                                                                                                             overtill tirst trench is and second trench fill layer and as overtill tirst then used to planarize transfer a rhickness and back step is layer fill layer for is atched hack fill layer for its atched hack fill layer for i
                                                                                                                                                                                                back step is then used to planarize trench thickness so as the name of is etched back to a thickness and the authorization for subsequently arench fill layer for sufficient eten coverage for subsequently arench for subsequently arench for subsequently arench for subsequently are subsequently arench for subsequently are subsequently as a subsequently are subsequently a
                                                                  seconds.
                                                                                                                                                                                                                       Trench till layer 66 is etched back to a thickness so as this provide for sufficient preferance to provide for another thickness so as this provide so as thickness so as this preferance that the provide so as the preferance that the preferance that the provide so as the preferance that the preferance t
                                                                                                                                                                                                                                     to provide for sufficient step coverage for fill layer sufficient step coverage trench fill layer to preferably.

The provide for sufficient preferably trench is helow under preferably face is helow under the formed contact layers.

The provide for sufficient step coverage for face is helow under the formed contact layers.
                                                                                                                                                                                                                                                      formed contact layers. its upper Alrematively trench is etched back so that in FTG. 8
                            5
                                                                                                                                                                                                                                                                          is etched back so that its upper surface is below upper Alternatively, machanical machanical machanical surface 19 as shown in FIG.

Surface 19 as shown in anarized main chemical machanical surface 19 as shown in anarized main chemical machanical machan
                                                                                                                                                                                                                                                                                            surface 19 as snown in Fig. 8. Alternatively, chemical mechanical fill layer 66 is planarized using chemical mechanical fill layer 66 realized using chemical mechanical mechani
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             FIG.
                                                                                                                                                                                                                                                                                                                                            [1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]

[1032]
                                                                                                          10
                                                                                                                                                                                                                                                                                                                                                                   Layer 63 is patterned using conventional photolithography fill and reactive ion etching techniques nortions of trench additionally nortions of trench additionally nortions of trench fill and reactive ion etching techniques nortions of trench fill and reactive ion additionally nortions of trench fill and reactive ion and reactive ion and reactive ions of the property of the proper
                                                                                                                                                                                                                                                                                                                                                                                       and reactive ion etching techniques to expose portions of trench fill and reactive ion Additionally, portions are removed to expose and reactive ion Additionally, are removed to expose source regions 26.
                                                                                                                                                                                                                                                                                                                                                                                                      source regions 26. Additionally, portions of trench fill ager 63 are removed to expose in FTG 101

Source fedions 26. Additionally, portions of trench fill ager 63 are removed to expose in FTG 101

Source fedions 26. Additionally, portions of trench fill ager 63 are removed to expose in FTG 101

Source regions 26. Additionally, portions of trench fill ager 63 are removed to expose in FTG 101

Source regions 26. Additionally, portions of trench fill ager 63 are removed to expose in FTG 101

Source regions 26. Additionally, portions of trench fill ager 63 are removed to expose in FTG 101

Source regions 26. Additionally, portions of trench fill ager 63 are removed to expose in FTG 101

Source regions 26. Additionally, portions of trench fill ager 63 are removed to expose in FTG 101

Source regions 26. Additionally, portions of trench fill ager 63 are removed to expose in FTG 101

Source regions 26. Additionally, portions of trench fill ager 63 are removed to expose in FTG 101

Source regions 26. Additionally, portions of trench fill ager 63 are removed to expose in FTG 101

Source regions of a gare connection removed to expose in FTG 101

Source regions of a gare removed to expose in FTG 101

Source regions of a gare removed to expose in FTG 101

Source regions of a gare removed to expose in FTG 101

Source regions of a gare removed to expose in FTG 101

Source regions of a gare removed to expose in FTG 101

Source regions of a gare removed to expose in FTG 101

Source regions of a gare removed to expose in FTG 101

Source regions of a gare removed to expose in FTG 101

Source regions of a gare removed to expose in FTG 101

Source regions of a gare removed to expose in FTG 101

Source regions of a gare removed to expose in FTG 101

Source regions of a gare removed to expose in FTG 101

Source regions of a gare removed to expose in FTG 101

Source regions of a gare removed to expose in FTG 101

Source regions of a gare removed to expose in FTG 101

Source region of a gare removed to expose in FTG 101

Source regio
                                                                                                                                                                                                                                                                                                                   planarization techniques.
                                                                                                                                                                                                                                                                                                                                                                                                                       layer 66 and passivation layer region (shown in FIG. 10).

Layer 66 and passivation and region of a gate connecting region of a gate connecting region of a portions of a 10 is a narrial row nian view of a portions pro.
                                                                                                                                                                                                                                                                                                                                                                                                                                                         100331

Preferred gate contact 19

Preferred gate contact 79

Preferred gate contact 79
                                                                                                                                                                                                                                                                                                                                                                                                                                                                              preferred gate contact structure 71, which includes doped gate connecting region 79. Doped gate connecting date

preferred gate connecting region a niurality of doped gate connecting region and region are region as a region and region and region and region are region and region and region are region as a region and region and region and region are region and region and region are region and region and region and region are region are region and region are region and region are region are region and region are region and region are region are region and region are region are region and region are region.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               gate connecting region 19. Doped gate connecting gate of doped gate 19. The region of a plurality of each of 19. The region of t
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 regions by in a single contact region. Fig. 9 is taken in Fig. 9 is ta
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     understanding structure 11 snown lines 81 and 82 phantom lines 81 and 62 are along reference line added nigroments for a date of along reference along referen
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      regions 59 in a single contact region.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       along reference line 9-9. phantom lines for a gate contact along reference line edge placements for a nart of a represent named termination remination rem
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         region. Doped termination structure, which is described in preferred termination
                                                                                                                                                                                                                                                                                                                                                                                  25
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                Gate structure 71 allows individual doped gate
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  contact regions 59 to be placed contact regions to be placed contact.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    regions by to be placed closer together by providing a region.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                30
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      region.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      FIG. 12.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       35
```

•

```
regions 59 to extend along channels finished vertical FER For a finished vertical regions to extend along the finished vertical regions for a finished vertical regions to extend along the finished vertical regions to extend the finished vertical regions the finished vertical regions to extend the finished vertical regions the finished vertica
                  regions by to extend along channels bli which improves finished vertical finished vertical for a finished vertical finis
                                    gate plocking capability.

For a tinished vertical FET of invention, a plurality of invention, a plurality of invention, are invention, are with each mate device according to the present with each mate device according to the present invention, with each mate mate contact atmosphere.
                                                       device according to the present used, with each gate ontact structures are a short are a specific and a short are a specific as a specific and a short are a specific as a specific and a short are a specific as a specific and a short are a specific as a s
                                                                            gate contact structures 11 ls used with each gate structures 12 ls used about every 25 to 100 mg at a contact structures spaced about every spaced
                                                                                                                                                                                                                                                                                       preseranty spaced about every 40 on space with spacing are arrived about the space with space are arrived as a second arrived 
                                                                                                                 microns. whis spacing is variable depending on some requirements and desired device characteristics.
                                                                                                                                                         10035)

Structure or metal laver RA is denoted for metal laver RA 
                                                                                                                                                                         structure 11 near a final stage of tabrication. A first production of tabrication and tarracture of metal layer and the northern contract or metal tarracture of the narracture of the narractur
                                                                                                                                                                                           contact or metal layer wasing conventional techniques wiream using conventional techniques on the patterned using the patterned using the patterned using conventional then patterned using contact layer and common layer and common layer and common layer and common layer and contact layer and common layer and contact l
                                                                                                                                                                                                                 By and then patterned using conventional techniques.

If and then patterned using contact layer 84 comprises NiGeNu, form anyron contact to form anyron contact way of example, and then patterned using conventional techniques.
                                                                                                                                                                                                                                way of example, tirst contact layer way comprises NiceAu.

NigeN or other suitable metal to form as is denoted to find as is denoted to form as is denoted
                                                                                                                                                                                                                                                      NIGEW or other sultable metal to rorm source contacts.

Next, a second contact contact laver as to provide amount laver and the provide amount laver as to provide amount laver and the provide amount laver as to provide amount laver as to
                                                                                                                                                                                                                                                                     Next, a second contact or metal layer 80 1s deposited among second metal layer 84 to provide, second metal layer registrance.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        second metal
                                                                                                                                                                                                                                                                                                                other things; improved contact resistance. Second metal or gold, and deposited using other things; improved nickel or gold, and deposited or alartroniae of alartroniae of alartroniation or alartroniae of alartroniation of alartroniae of alartroni
                                                                                                                                                                                                                                                                                                 placed things; improved contact resistance.
                                                                                                                                                                                                                                                                                                                                      layer to comprises nickel or gold, and deposited using or electroless plating or electroless plating for example, electroplating or electroless.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      A back-grind or wafer thinning step is used to
                                                                                                              10
                                                                                                                                                                                                                                                                                                                                                                                             100361

A back-grind or water thinning step is used to material semiconductor material and of body of semiconductor resistance. A thickness of body of series resistance.

The thickness reduce series resistance among other things.
                                                                                                                                                                                                                                                                                                                                                                                                               decrease the thickness of pody of semiconductor material aurface. A surface things, reduce series lower surface and the things, then denote the theory are the theo
                                                                                                                                                                                                                                                                                                                                                                                                                                  13 to among other then deposited on the normarises wifeen another then deposited on the next suitable among among 88 is then deposited or another suitable metal layer RR commarises wifeen
                                                                                                                                                                                                                                                                                                                                                                                                                                                    metal layer 88 comprises NigeAu for erminture 11

Metal layer and forme a drain contact for erminture 12
                                                                                                                                                                                                                                                                                                                                                                                                                                                                       Metal layer torms a drain and forms a archiner sultablinetal, and forms a archinetal, and forms a archiner sultablinetal, and forms a archiner sultablinetal, and forms a archiner sultablinetal, and forms a archinetal, and archinetal, archinetal, and archinetal, arch
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  d rorms a grain an enlarged cross sectional view
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               100371

of a preferred edge terminature of includes a network of device 11.
                                                                                                                                                                                                                                                                                                                                                                    techniques.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       Structure 91 includes a p-type time as the same of nrovidee structure 91 includes at the same of nrovidee that is formed at the of nrovidee that is formed at runture of nrovidee termination region to nermination at termination region to nermination aftermination and nate region to nermination and nate region to nermination at the nermination and nate region to nermination at the nermination
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 or a preferred edge termination structure yl rox
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      termination region 59. That is formed at the same time as remination structure of region 59. The alectric field enread and doped gate rentralling alectric field enread and ameans for controlling alectric field.
                                                                                                                                                                                                                                                                                                             20
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            doped gate region by. Wermination structure yi produce of the spread and and analysis of the spread analysis of the spread analys
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              a means for controlling electric field spread and is a means field shape during device operation to a endum electric field shape connection region to a electric field shape connection region to a endum electric field shape connection to the control of the contr
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    electric fleid snape during device operation, and is in coupled to doped gate connecting region 19 as shown in coupled to doped gate connecting region 10.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            100371
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    Thus it is apparent that there has been
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        tuusel in accordance with the present commonna common 
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          Provided in accordance with the present invention, a rench mate provided for forming a vertical compound a tranch mate method for alimned tranch within a tranch mate and accordance within a tranch mate accordance with the present invention, a provided in accordance with the present invention, a tranch mate accordance with the present invention, a tranch mate accordance with the present invention, a tranch mate accordance with the present invention.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                metnod ror rorming a vertical compound a trench gate trench within a trench device.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  FIG. 10.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           35
```

method provides a FET device with improved gate blocking characteristics. Additionally, the FET device has improved high frequency performance characteristics compared to conventional silicon FET devices including enhanced mobility, improved reverse recovery, lower on resistance, and reduced gate charging effects.

5

[0039] Although the invention has been described and illustrated with reference to specific embodiments thereof, it is not intended that the invention be limited to these illustrative embodiments. Those skilled in the art will recognize that modifications and variations can be made without departing from the spirit of the invention. Therefore, it is intended that this invention encompass all such variations and modifications as fall within the scope of the appended claims.